Characterization and Modeling of On-Chip Spiral Inductors for Si RFICs

Chuan-Jane Chao, Member, IEEE, Shyh-Chyi Wong, Member, IEEE, Chi-Hung Kao, Ming-Jer Chen, Senior Member, IEEE, Len-Yi Leu, and Kuang-Yi Chiu

Abstract—The paper presents a complete characterization of on-chip inductors fabricated in BiCMOS technology. First, a study of the scaling effect of inductance on geometry and structure parameters is presented to provide a clear guideline on inductor scaling with suitable quality factors. The substrate noise analysis and noise reduction techniques are then investigated. It is shown that floating well can improve both quality factor and noise elimination by itself under 3 GHz and together with a guard ring above 3 GHz. Finally, for accurate circuit simulations, a new inductor model is developed for predicting the skin effect and eddy effect and associated quality factor and inductance.

Index Terms—Equivalent lumped circuit, inductors, modeling, skin effect.

I. INTRODUCTION

The surging demand of silicon-based radio frequency integrated circuits (RFICs) has raised tremendous interest in on-chip passive components. The on-chip spiral inductor is one of the key elements in monolithic RFIC designs such as amplifiers, mixers, filters, and oscillators [1]–[3]. Some essential features for integrated inductors include scalability in layout design, high quality factor, high self-resonant frequency (fSR), large inductance range with small inductor size, and good RF models.

Scalability of inductance values is important for optimized layout design. A methodology for scaling the inductance versus layout parameters is needed, with layout parameters including number of turns, coil width and spacing, and guard ring placement. There are also composite rules, which include parallel combination and series combination to maximize scaling range. A high quality factor is critical. The quality factor is important in that it is an index of contained electromagnetic energies (versus dissipated energy), provided to filters [2], [3] and to oscillators at tuned frequency [2], and an index of the impedance matching efficiency in front-end amplifiers [1], [2]. The quality factor can be degraded by parasitic resistance [4], [5] from lines and substrate, as well as reduced self-resonant frequency. The self-resonant frequency is the upper bound for an inductor to be functional, determined by the parasitic capacitance resulting from the substrate and between coils. Both the quality factor and self-resonant frequency are major elements determining the allowed inductance range. As both parasitic resistance and capacitance can degrade inductor performance, developing methods of minimizing their induced loss is important in RFIC technology.

The design of an on-chip inductor requires simultaneous optimization of scaling, quality factor, and self-resonant frequency, while still having a small silicon area for the sake of chip size.

In addition to inductance characteristic optimization, high-frequency models are also important for circuit design. RF models based on lumped equivalent-circuit [5]–[7] have successfully been developed [2]. A major shortcoming of these lumped models is that they cannot model high frequency characteristics very well because of the impacts of inherent connection wires’ inductance and substrate capacitance [2], [5]–[7]. These works also ignored the frequency dependence of metal lines or substrate resistance at high frequencies due to skin effect [18]. In the works of Yoon [8] and Burghartz [9], a frequency-dependent resistance element was used to describe the resistance change due to the skin effect in the coil conductor and in the substrate. Nevertheless, the parameters for this resistance are hard to be determined or implemented into circuit simulators [10]–[12].

In this paper, we present a complete set of characterization of on-chip inductors in a BiCMOS process with two-level metal layers. Our works include the following: a) Give complete characterization and scaling rules of various inductor schemes with their dependencies of inductance and quality factor on geometry parameters. The parameters include inner opening diameter, number of turns, and coil conductor width and conductor interturn spacing, substrate contact guard ring distance, and parallel and series inductors. b) To raise the quality factors of integrated inductors by reducing substrate loss, a novel inductor configuration with a floating well underlaying is presented. It will be shown that this configuration can significantly improve the quality factor without fSR reduction and without extra area-consumption. c) For accurate circuit simulation, a novel model is developed to model the substrate skin effect and eddy current effect and associated frequency-dependent resistance and inductance. The new model adopts a parallel combination of a resistor and an inductor on the signal-through path. The lumped-circuit approach is easy for parameters extraction and for SPICE implementation. This set of inductors can be easily implemented by generic CMOS or BiCMOS processes without extra implant or masking steps, which is important for low cost silicon systems [9].

Manuscript received May 30, 2000. This work was performed while S.-C. Wong and C.-H. Kao were with Winbond Electronics Corp., Hsinchu, Taiwan, R.O.C.

C.-J. Chao and M.-J. Chen are with the Institute of Electronics Engineering, National Chiao-Tung University, Hsinchu, Taiwan 300, R.O.C. (e-mail: ccchao1@winbond.com.tw; mjchen@ppl.ee.ncu.edu.tw).

S.-C. Wong and C.-H. Kao are with the Ali Labs Inc., Taipei, Taiwan, R.O.C. (e-mail: scwong_home@yahoo.com; austin_kao@ali.com.tw).

L.-Y. Leu and K.-Y. Chiu are with Winbond Electronics Corp., Hsinchu, Taiwan, R.O.C. (e-mail: lyiu@winbond.com.tw; kychiu@winbond.com.tw).
This paper is organized as follows: In Section II, the complete study of spiral inductor design and scaling is presented, where the characteristics of inductance, quality factor, self-resonant frequency ($f_{SR}$), and frequency at $Q_{max}$ are discussed. In Section III, the performance and noise improvement using the floating well are discussed and a detailed study of substrate isolation in P-well, N-epitaxial layer, and floating N-well are also presented. In Section IV, a novel inductor model with substrate skin effect and eddy current effect is given. Section V concludes the paper.

II. SPIRAL INDUCTOR DESIGN AND SCALING EFFECT

A. Experimental Setup

A 0.6–μm double-layer metal BiCMOS technology is used to fabricate the on-chip spiral inductors. The N-type epilayer resistivity is 0.5 ohm-cm, the substrate resistivity is 10 ohm-cm, the thickness of Metal-1 and Metal-2 are about 0.7 and 1 μm, respectively, and the oxide thickness between Metal-2 and the substrate is 2 μm. A typical layout representation of a planar spiral inductor is shown in Fig. 1. The inductor is a three-turn Metal-2 square inductor. Metal-1 terminal is defined as port 1 and Metal-2 terminal is defined as port 2.

The configurations of the inductor include a variety of numbers of turns ($N$), inner opening diameters ($A$), coil conductor widths ($W$), conductor interturn spaces ($S$), substrate contact guard ring distances ($D$), parallel-inductors, and series inductors. The substrate contact guard ring is used as a grounded wall shorted to the substrate in order to prevent the noise coupling in RFIC.

Scattering parameters are measured using on-wafer two-port G-S-G RF probes and an HP8510C Network Analyzer. Pad parasitic is de-embedded by subtracting out open pattern’s $y$-parameters. The measured frequency range is from 100 MHz to 20 GHz. The inductance ($L$) and quality factor ($Q$) are extracted from the de-embedded $Z$-parameters using

\[
\text{Inductance}(L) = \frac{\text{imag}(Z_{4\text{port}})}{2\pi f} \quad (1)
\]

\[
\text{Quality Factor}(Q) = \frac{\text{imag}(Z_{4\text{port}})}{\text{real}(Z_{4\text{port}})} \quad (2)
\]

![Fig. 1. Top view of a planar spiral inductor.](image)

![Fig. 2. (a) Normalized inductances at 900 MHz for various inductor configurations with $L_{\text{nom}} = 5.5$ nH. (b) Normalized inductances at 900 MHz only for inductors in parallel and in series. The hollow circles show calculated trends of $1/1$, $1/2$, $1/3$, and $1\times2$, $1\times3$, respectively. The rms error between the trend and measured inductance is 6.1%.](image)

B. Inductor Design and Characterization

1) Inductance: The normalized inductances at 900 MHz for various inductor configurations are shown in Fig. 2(a). Here, $L_{\text{nom}}$ is the inductance of a single inductor configuration, with $N = 4$, $A = 164 \, \mu m$, $W = 10 \, \mu m$, $S = 4 \, \mu m$, and $D = 20 \, \mu m$. $L_{\text{nom}}$ is 5.5 nH at 900 MHz. Fig. 2 shows the inductance dependence on the number of turns ($N = 2$, 3, 4, 6, 8), inner opening diameter ($A = 64 \, \mu m$, 89 μm, 114 μm, 164 μm), coil conductor width ($W = 8 \, \mu m$, 10 μm, 13 μm, 15 μm), conductor interturn space ($S = 2 \mu m$, 4 μm, 6 μm), substrate contact guard ring distance ($D = 5 \, \mu m$, 10 μm, 20 μm, 30 μm, 200 μm), the number in parallel (single, two in parallel, three in parallel), and the number in series (single, two in series, three in series). Inductance can be raised by the increase of $N$, $A$, or $D$ and the decrease of $W$ or $S$. Inductance has a strong dependence on the number of turns ($N$) and inner opening diameter ($A$). The increase with $W$ can be attributed to the increased coil-to-ground capacitance and so-induced reduction of frequency at $Q_{max}$. The increase with $D$ behaved as expected, as a result of higher substrate parasitic resistance with larger $D$ [13]. These results are useful for the optimization of inductance. On the right-hand side of Fig. 2(a), the inductances are shown to be proportional to the number of inductors in series and inversely proportional to the number of inductors in parallel. The proportionality is
demonstrated by comparing the trend line (trend line calculated by addition or reciprocal addition) with the measured data as shown in Fig. 2(b), giving a root mean square error of 6.1% between measured data and trend line. This allows for designing an inductor using a multiple of available inductors and also allows for constructing a complete inductance library based on a simplified inductor database.

Fig. 3 shows measured inductance at 100 MHz versus the number of turns and an extracted trend line. The equation of trend-line exhibits that inductance of a square spiral inductor is proportional to \( l_1 \), note that the exponent 1.76 is close to 5/3 as suggested by the empirical formula for printed board circuits [14]–[16]. This empirical formula in [14] showed that inductance is proportional to the square root of total area of inductor, implying that the inductance of a square spiral inductor should be linearly proportional to the inner opening diameter \( A \); this agrees well with our experimental data shown in Fig. 4. In order to provide a complete guideline on inductor scaling, a monomial expression [22] based on geometry parameters \( N, A, W, \) and \( S \) can be obtained as

\[
L_{\text{monomial}} (\text{nH}) = \beta d_{\text{ext}}^3 W^\alpha_2 d_{\text{ext}}^\alpha_3 A^\alpha_4 S^\alpha_5 \tag{3}
\]

where, as extracted at 900 MHz, \( \beta = 1.91 \times 10^{-3}, \alpha_1 = -1.22, \alpha_2 = -0.132, \alpha_3 = 2.37, \alpha_4 = 1.76, \alpha_5 = -0.0443 \), the outer diameter \( d_{\text{ext}} = A + 2 \times [N \times W + (N - 1) \times S] \), the average diameter \( d_{\text{avg}} = 0.5 \times [d_{\text{out}} + A] \), and the unit of \( d_{\text{ext}}, W, d_{\text{avg}}, \) and \( S \) is \( \mu \text{m} \). The maximum error between (3) and measurement data is 9.4% and the rms error is 7.7%.

2) Quality Factor, Frequency at \( Q_{\text{max}} \), and Self-Resonant Frequency: The quality factor for an on-chip spiral inductor increases as the frequency increases because of increased stored energy and then drops drastically when the frequency closes to the self-resonant frequency \( f_{\text{SR}} \). The quality factor \( Q \) reaches a maximum \( Q_{\text{max}} \) when the frequency approaches to a value that is close to \( f_{\text{SR}} \), namely, \( f_{Q_{\text{max}}} \). A spiral inductor must have its \( f_{Q_{\text{max}}} \) higher than its application frequency for RFIC design. High quality factor and good \( f_{Q_{\text{max}}} \) are essential for a spiral inductor.

Fig. 5 shows normalized \( Q \) \( (Q_{\text{norm}}, \text{measured at } 900 \text{ MHz}), \) normalized \( Q_{\text{max}} \) \( (Q_{\text{max,norm}}, \text{measured at } f_{Q_{\text{max}}}), \) the frequency at \( Q_{\text{max}} \) \( (f_{Q_{\text{max}}}), \) and the self-resonant frequency for various inductor configurations. The \( Q_{\text{norm}} \) and \( Q_{\text{max,norm}} \) are measured from the inductor with \( N = 4 \) and \( A = 164 \mu \text{m}, W = 10 \mu \text{m}, S = 4 \mu \text{m}, \) and \( D = 20 \mu \text{m}, \) giving \( Q_{\text{norm}} = 1.9 \) and \( Q_{\text{max,norm}} = 2.45 \). To consider a 900-MHz application from Fig. 5(c), spiral inductors with \( N \geq 6 \) or number in series \( \geq 3 \) are not recommended as their \( f_{Q_{\text{max}}} \) are almost lower than 900 MHz. Inductors with \( N \leq 4 \) and an inner diameter smaller than 114 \( \mu \text{m} \) can be used for the 1.9-GHz design.

When normalized \( Q \) for inductors with \( N \geq 6 \) or the number in series \( \geq 3 \) are ignored, as shown in Fig. 5(a), \( Q \) increases monotonically with increased \( N, A, W, D \) and with decreased \( S \) and the numbers in parallel. Compared with \( Q \) dependence on dimensions, however, \( Q_{\text{max},n} \) shows an opposite dependence on \( N, A, \) and the number in parallel, as shown in Fig. 5(b). This is because \( Q_{\text{max}} \) depends strongly on \( f_{\text{SR}} \). That is, \( Q \) increases until the self-resonant effect is initiated which pushes out the storage energy inside the inductor and pulls the inductor into a self-resonant state with frequency being increased to \( f_{\text{SR}} \). The initiation of the self-resonant effect is about at a frequency of approximately \( 0.3 \times f_{\text{SR}} \); which also is the frequency \( f_{Q_{\text{max}}} \). As a result, \( Q_{\text{max}} \) is significantly influenced by \( f_{\text{SR}} \). To explore the dependence on each design parameter, the following can be observed: i) \( Q \) increases but \( Q_{\text{max}} \) decreases with increased \( N \) [Fig. 5(b)]; this is obviously due to decreased \( f_{\text{SR}} [/Fig. 5(d)] resulting from increased coil to ground capacitance. ii) An inner opening diameter \( A \) gives a similar dependence as \( N. \) iii) The \( f_{\text{SR}} \) increases with increased \( D \) (coil to P+ guard ring spacing) resulting from increased substrate resistance and reduced substrate parasitic capacitance and hence both \( Q_{\text{max}} \) and \( Q \) increase. Figs. 2(a) and 5 show the reduced inductance, self-resonant frequency, and quality factor with reduced substrate contact guard ring distance \( D \), as discussed in Section II-B. Our results agree well with the claim of [19] in that the guard ring can reduce noise, but mirror effect can reduce the inductance, hurt the self-resonant frequency, and degrade quality factor. (iv) The parallel combination of inductors shows increased \( Q_{\text{max}} \) due to larger effective separation from coils in parallel to the P+ guard ring. On the contrary, inductors in series show decreased \( Q_{\text{max}} \) and \( f_{\text{SR}} \) because of a larger coil-to-substrate capacitance.
For the optimization of inductor quality factor, the substrate effect on the $Q$ of the inductor can be derived based on a simplified one-port circuit model shown in Fig. 7. See (4) shown at the bottom of the page. In (4), as $R_s^2 C_{ox}$/$L_s$ is much less than 1 for conventional inductor and frequency is low, the $Q$ is close to $\omega L_s/R_s$, which results in $R_{sub}$-independent $Q$ value. The dependence of $Q$ on $R_{sub}$ at high frequency is different in a low $R_{sub}$ region and high $R_{sub}$ region. As frequency increases in the low $R_{sub}$ region, the $Q$ can be simplified to

$$Q = \frac{\omega L_s}{R_s} \left[ 1 - \frac{R_{sub}}{R_s} \left( \frac{1}{\omega C_{ox}} \right) \right]$$

which results in degraded $Q$ with increased $R_{sub}$. In a high $R_{sub}$ region, where the $R_{sub}$ is much larger than $1/\omega C_{ox}$ and $R_s$, the $Q$ approaches $\omega L_s/R_s \left[ \frac{1}{\omega^2 L_s^2 + R_s^2} \right]$, which gives increased $Q$ with increasing $R_{sub}$. In addition, we get smaller $Q$ degradation versus frequency from the ideal $Q$ value ($\omega L_s/R_s$) with increasing $R_{sub}$. Based on (4), taking the derivative of $Q$ with respect to $R_{sub}$, we can obtain the $R_{sub}$.

$$Q = \frac{\omega L_s}{R_s} \left[ 1 - \frac{R_{sub}}{R_s} \left( \frac{1}{\omega C_{ox}} \right) \right]$$

where

$$\text{Quality Factor}(Q) = \frac{\text{imag}(Z_{1\text{port}})}{\text{real}(Z_{1\text{port}})} = \frac{\omega L_s}{R_s} \left[ 1 - \frac{R_{sub}}{R_s} \left( \frac{1}{\omega C_{ox}} \right) \right]$$
Fig. 7. A simplified one-port physical model of an on-chip spiral inductor. The inductance and series resistance of the spiral is represented by \( L_s \) and \( R_s \), respectively. The oxide capacitance between the spiral and the substrate is modeled by \( C_{ox} \). The resistance of the substrate is modeled by \( R_{sub} \).

giving the worst \( Q \) in (4) by setting the derivative to zero. The \( R_{sub} \) can be solved analytically as follows:

\[
R_{sub}^2 \left( \omega^2 C_{ox}^2 \right) + R_{sub} \left( \frac{2R_s C_{ox}}{L_s} \right) + \left( \omega^2 L_s C_{ox} + \frac{R_s C_{ox}}{L_s} - 1 \right) = 0, \quad (5)
\]

The realization of \( Q \) dependence on \( R_{sub} \) is very useful for the optimization of \( Q \) with appropriate substrate engineering.

It is observed that the frequencies \( f_{Q_{\text{max}}} \) and \( f_{SR} \) have different dependencies on metal width from Fig. 5(c) and (d). The \( Q \) versus frequency for various metal widths is shown in Fig. 6, which exhibits that larger metal width significantly improves \( Q \) at lower frequency, but also induces lower \( f_{Q_{\text{max}}} \). It is recommended to use \( f_{Q_{\text{max}}} \) instead of \( f_{SR} \) as a gauge of evaluating spiral inductor performance.

For the purpose of providing a guideline on scaling \( Q \), another monomial expression is developed to describe \( Q \) at 900 MHz to be

\[
Q = \gamma R_{sub}^2 W_{\text{metal}} d_{\text{metal}} N_{\text{metal}} S_{\text{metal}}, \text{with } \gamma = 1.88 \times 10^{6}, \eta_1 = -22.8, \eta_2 = 4.28, \eta_3 = 17.8, \eta_4 = 4.93, \eta_5 = 0.888.
\]

The maximum error by comparison with measurement data is 16.0% and the root mean square error is 11.5%. This formula can be used for inductor geometry within the span of the original database.

### III. ISOLATION CHARACTERIZATION AND IMPACT ON INDUCTORS

#### A. Q Improvement With Floating Well

The propagation characteristic of an Si–SiO\(_2\) micro-strip configuration is a primary energy loss element of the planar spiral inductor [17]. This loss is more pronounced for a large inductor hanging over large silicon land. Among various loss mechanisms [18], for silicon technology (which uses moderately conductive substrate and is usually operated at frequency around several GHz) the skin-effect mode is of particular interest. Note that here, for resistivity of 0.1 ohm-cm (with a skin depth \( \delta_s \) of

\[
\sqrt{2/\rho} = 593 \, \mu\text{m} \text{ at } 1 \, \text{GHz}
\]

and substrate thickness of 1000 \( \mu\text{m} \), the boundary frequency for the skin effect mode is \( f \geq 1 \, \text{GHz} \), while for the slow wave mode it is \( f \leq 0.12 \, \text{GHz} \) [18]. Under the skin-effect mode, the silicon substrate begins to act as a lossy conductor wall and the longitudinal currents are close to the Si–SiO\(_2\) interface. Therefore, reducing the substrate loss can efficiently enhance the quality factor. In what follows, we propose a novel inductor structure to retard the longitudinal current and reduce the substrate loss by adding a floating-well (FW) to increase substrate ac resistance.

Fig. 8 shows the schematic view of an FW-inductor structure. The FW-inductor is similar to a conventional on-chip planar spiral inductor and the only change is to add a floating well junction layer under the inductor and inside the noise-reduction grounded guard ring wall. The floating well junction layer behaves as a dc-isolation layer with high ac-resistance to reduce the substrate loss; hence, the quality factor is raised.

According to our experimental data, the inductances and quality factors for an inductor on P-well and an FW-inductor with a floating well underlaid are shown in Fig. 9. As observed
from the curve of $Q(FW)/Q(PW) - 1$ in Fig. 9, the quality factor is improved about 31% for frequency below 1 GHz and $Q_{	ext{MAX}}$ increases to 3.07 from 2.37, which is 29% up, at 1.8 GHz. Some improvement is observed for the self-resonant frequency. There is no obvious difference for inductance at lower frequency. Current flow in the substrate beneath the spiral would cause negative mutual coupling and thus a reduction in the low frequency inductance of the spiral. The unaffected low frequency inductance indicates that the substrate current induced by the magnetic field is small [20]. The improvement
in \( Q \) is due to the increased substrate resistivity induced by the floating N-well and associated junction depletion layer. Furthermore, to quantify the increase of the effective substrate resistance by using FW structure, we compare the \( Q \) to that of an inductor on N-epi layer. The \( Q \) of an inductor on the FW is a little higher but very close to that on the N-epi layer with the difference within 2% below 1 GHz. The floating well structure can improve \( Q \) by increasing effective substrate resistance of well layer from 0.1 ohm-cm (P-well resistivity) to equivalently 0.5 ohm-cm (epilayer resistivity). A detailed study of the substrate resistivity enhancement using a floating N-well will be presented in the next subsection. Moreover, to obtain further improvement for other components, a complete study of substrate isolation with floating well, P-well, and N-epitaxial layer will also be presented.

**B. Substrate Isolation Effects**

RF signal isolation to prevent coupling noise through substrate is important for spiral inductor in silicon-substrate technology. Improved RF isolation can be achieved by using a grounded substrate guard ring surrounding the inductor [19] or by using higher resistivity (\( \rho \sim 0.5 \text{ ohm} \cdot \text{cm} \)) N-epitaxial layer in our experiment [3]. To study the isolation effects, as shown in Fig. 10, three structures are designed: open pads on P-well, open-pads on N-epi wafer without any well [both as shown in Fig. 10(a)], and open pads with a floating N-well (FW), which is surrounded by P-well, between pads [Figs. 10(b) and 8]. The pads are of a dimension of 80 \( \mu \text{m} \times 80 \, \mu\text{m} \), configured with M2 and M1 stacked together with large vias. The distance between the two open pads is 574.2 \( \mu \text{m} \). Based on scattering parameter measurement with 0-dB input signal level, we obtain 10-dB improvement of \( S_{21} \) at 3 GHz for an open pattern on N-epi layer without well implantation (\( \rho \sim 0.5 \text{ ohm} \cdot \text{cm} \)) compared to that on a P-well implantation layer (\( \rho \sim 0.1 \text{ ohm} \cdot \text{cm} \)). However, the improvement of using only N-epilayer decreases at a frequency higher than 10 GHz, indicating that the high-frequency harmonics cannot be blocked by bulk with higher resistivity.

Compared to using a higher resistivity substrate, the structure with both a substrate grounded guard ring and a floating N-well inside, as shown in Fig. 10(b), can give a much better isolation characteristic even for frequency above 10 GHz. The \( S_{21} \) at 3 GHz for the open pattern of FW-inductor configuration is 15 dB lower than that on P-well and 5 dB lower than N-epi bulk, as shown in Fig. 10(c). Moreover, the isolation is more improved at a frequency higher than 10 GHz; note that 4-dB improvement at 10 GHz is shown on N-epi layer, even the isolation difference between on N-epi and on P-well vanishes. In Fig. 10(d), the difference of \( S_{21} \) between an open pattern on FW-structure with surrounding guard ring and another one on FW only, marked as the solid-circles, shows the \( S_{21} \) reduction induced by guard ring. The solid-squares show the \( S_{21} \) reduction of the open pattern with FW-structure and guard ring that
is compared to that on P-well. An open pattern on FW-structure with guard ring shows better noise ($S_{21}$) decrease than that with FW only, though the FW only pattern also shows reduced $S_{21}$ versus the one on P-well (without FW and guard ring) for a frequency below or close to 3 GHz. Note that the improvement of isolation from FW is because the FW forms a depletion layer at the sidewall with low conductance to behave as a barrier to eliminate coupling signal and noise dispersion through substrate, which is effective for lower frequency. However, the FW has to be used together with a $P$-guard ring surrounding the FW at a frequency higher than 3 GHz for effective noise elimination. In this frequency range, the guard ring is the main cause
of noise elimination because surrounding the $P+$ guard ring can efficiently absorb the longitudinal currents, which flow along a trajectory close to the silicon surface. It should be noted that an FW without guard ring shows degraded noise isolation because of the reduced noise pickup by ground line ($p+$ tab) induced by the FW depletion layer at edge. The reduced pickup relatively enhances the noise signal propagated to port-2 ($S_{21}$). Furthermore, an inductor on the FW shows 31% improved quality factor compared to a conventional inductor as mentioned in Section III-A. Based on these two improvements, the FW-inductor is recommended for better RF isolation and performance.

These noise improvements using an FW can be verified using MEDICI [21] simulation as shown in the insets of Fig. 10(e), where at 1 GHz, the peak current density from anode to cathode on a silicon surface decreased by ten orders in the FW (compared to the P-well structure). In these insets, for the P-well structure, the conductance characteristic between two surface nodes ($a'$-$a''$) is simulated; for the FW configuration, the conductance characteristic between one surface node $b$ outside FW and another node inside FW ($b'$) is simulated. To observe this improvement for various frequencies, note that in Fig. 10(e), the anode-to-cathode conductance of the FW structure decreases significantly under 10 GHz and is still half an order smaller than that of the P-well structure from 10 to 100 GHz. This simulation intends to show the change of substrate conductance’s characteristic inducing by FW, but it cannot give the exact variation quantity of the effective substrate resistance.

**IV. Spiral Inductor Model for Skin Effect**

Several equivalent-circuit models have been developed with conventional configurations and successfully used to model most on-chip spiral inductors [6], [13], [20] for designing RF ICs. In Fig. 11(a), the spiral coil structure is represented by an ideal inductance $L_s$, external connection wires inductance $L_{x1}$, and $L_{x2}$, a series resistance $R_s$ and an interwire capacitance $C_x$. The shunt parasitics result from a combination of oxide capacitance ($C_{ox1}$ and $C_{ox2}$) between spiral coil and substrate and substrate parasitics ($R_{sh1}$, $R_{sh2}$, $C_{sh1}$, and $C_{sh2}$). Correlated with previous works [6], [13], [20], $L_{x1}$ and $L_{x2}$ are introduced in Fig. 11 to model inevitable external connection wires’ inductance in real circuit layout.

Fig. 12(a) and (b) shows the normalized inductance ($L$(frequency)/$L$(100 MHz)) versus frequency for inductors with various numbers of turn and various inner diameters. Here, for inductors with fewer numbers of turn and smaller inner diameter, the inductance reduction with frequency becomes more apparent. This phenomenon is induced by the substrate skin effect and increased negative mutual inductance, which form frequency-dependent inductance and resistance [9], [17]. For spirals in CMOS technology, the skin effect mode is the dominating propagation mode near the first resonant frequency [17], [18]. In other words, the substrate begins to behave as a lossy conductor wall. The loss effect can be incorporated into a frequency-dependent series resistance. When frequency increases, under skin-effect mode, the longitudinal current near Si–SiO$_2$ interface will lower the inductance. Because the skin depth (2.6 $\mu$m) of Al metal layer [15] at 1 GHz is larger than metal-2 thickness, the skin effect in metal layer could be ignored for our experiment. The conventional lumped model in Fig. 11(a) cannot model correctly the inductance reduction and the series resistance increase characteristics with a frequency increase. In previous works [8], [9], a series frequency-dependent resistance was added to describe the resistance change due to the substrate skin effect, but this model is not easily performable into circuit simulator and lacks the eddy current effect and parameter extraction methodology. In this work, a simplified lumped model is presented to address the characteristic of frequency-dependent inductance and resistance simultaneously. Here, one resistance $R_{sh}$ and inductor $L_{sk}$ have been adopted into the main inductor current path, with $R_{sh}$ and $L_{sk}$ combined in parallel as shown in Fig. 11(b). At low frequency, signal passes through $L_s$, $L_{sh}$, and $R_s$ and propagates between port 1 and port 2. At a higher frequency, the signal will be traveling less through $L_{sk}$ due to increased impedance, but more through $R_{sh}$ instead, representing the effect of increased energy loss. The frequency dependences of the real part and the normalized imaginary part (imaginary part/$\omega$) of input impedance for $R_{sh}$ and $L_{sk}$ in parallel are shown in Fig. 14, which demonstrates the quantities of the series resistance’s increase and the inductance’s reduction with increased frequency to model the skin effect and the eddy current effect. Here, the $R_{sh}$ and $L_{sk}$ values are from the parameters list table in Fig. 13. The power loss at $R_{sh}$ is equivalently the power loss in the substrate due to the skin effect. For an inductor with $T = 4$ and $A = 64$ $\mu$m, the agreement of inductance and quality factor between measurement and simulation is good, as shown in Fig. 13. The inserted table in Fig. 13 shows all parameters used to form a lumped model for this inductor. The errors of both real part and an imaginary part for four two-port S-parameters are below 10% for frequency lower than 7.6 GHz. This model can be used for various inductor configurations. Furthermore, from the aspect of device modeling, this model is easy to be extracted and implemented into circuit simulators.
A complete characterization of an on-chip inductor has been presented. Scaling of inductors with geometry and configuration factors has been investigated. The quality factor and noise isolation improvement using a floating N-well in the substrate has been verified. The floating well can improve couplingnoise under 3 GHz, but has to be accompanied by a $P_+$ guard ring above 3 GHz for noise improvement. Noise propagation and isolation effects in various substrate types are also investigated including P-well, N-epitaxial layer, and floating well. Finally, a circuit simulation model has been developed to consider the frequency-dependent series resistance and inductance induced by the skin effect and eddy current effect.

V. CONCLUSION

REFERENCES


Chi-Hung Kao was born in Taiwan, R.O.C., in 1970. He received the B.S. degree from National Tsing Hua University, Hsinchu, Taiwan, R.O.C., in 1994, and the M.S. degree from National Cheng Kung University, Tainan, Taiwan, R.O.C., in 1998, all in electrical engineering. From 1998 to 2000, he was with Winbond Electronics Corp., Hsinchu, as a Device Engineer for SPICE modeling and characterization of various MOS devices, circuits, and process. Since 2000, he has been with Taiwan Semiconductor Manufacturing Corp., Hsinchu, R.O.C., as the Senior Device Engineer for mixed signal and RF processes. In January 2002, he joined Ali Labs Inc. as an R&D manager. His research interests are in the area of RF device modeling and characterization.
Ming-Jer Chen (S’78–M’85–SM’98) received the B.S. degree in electrical engineering with highest honors from National Cheng-Kung University, in 1977, and the M.S. and Ph.D. degrees from National Chiao-Tung University (NCTU), Hsinchu, Taiwan, R.O.C., in 1979 and 1985, respectively, all in electrical engineering.

Since 1985, he has been with the Department of Electronics Engineering, NCTU, where he is a Professor. From 1987 to 1992, he was a Principle Consultant at Taiwan Semiconductor Manufacturing Company (TSMC), where he led a team to build process window and design rule. In 1996 and 1997, he enabled the ERSO/TRI video A/D converters and the TSMC mixed-mode CMOS processes, respectively. His current research interests include nanoscale reliability physics and next-generations electronics. He has graduated six Ph.D. students and has been granted four U.S. patents and six Taiwan patents.

Professor Chen is a Co-Winner of the 1992 and 1993 Chinese Young Engineer Paper Award and a Co-Winner of the 1996 Acer Distinguished Ph.D. Dissertation Award. He is a member of Phi Tau Phi.

Len-Yi Leu was born in Hsinchu, Taiwan, R.O.C., in 1961. He received the B.S. degree in electrophysics, in 1983, and the M.S. degree in electronics in 1985, both from National Chiao Tung University, Taiwan, R.O.C. In 1990, he received the Ph.D. degree in electrical engineering from University of Southern California.

From 1990 to 1995, he worked for Fairchild Research Center, National Semiconductor. During this period, he involved the development of process integration, device characterization, TCAD simulation and reliability/failure analysis of 0.8 μm and 0.5 μm Advanced BiCMOS (ABiC) technology. From 1995 to 1996, he worked for S3 Incorporation as a Foundry Account Manager in charge of yield enhancement and technology evaluation of different foundries with the capability of 0.6 μm, 0.5 μm and 0.35 μm technologies. Presently, he is working for Winbond Microelectronics Corp. as the Director of Logic Technology Division. He is heavily involved in the process development, device modeling and device reliability of advanced RF CMOS, BiCMOS, high voltage LDMOS, flat cell, standalone flash, and embedded flash technologies.

Kuang-Yi Chiu was born in Kaohsing, Taiwan, R.O.C. He received the B.S.E.E. degree from National Cheng Kung University, Taiwan, R.O.C., in 1966, the M.S.E.E. degree from National Chiao Tung University, Taiwan, R.O.C., in 1968, and the Ph.D. degree in materials science from University of Southern California, Los Angeles, in 1974.

He was at Northrop Research and Technology Center, Los Angeles, from 1973 to 1979 where he worked on radiation effects on MOS devices. He joined Hewlett Packard Company, Palo Alto, CA in 1979, as a Department Manager responsible for R&D and manufacturing of submicrometer CMOS VLSI circuits. He joined Winbond Electronics Corp. in 1995. From 1997 to 1998, he was the President of Worldwide Semiconductor Manufacturing Corp. He is presently the Executive Vice President of Winbond Electronics Corp. and the President of Winbond Electronics Corporation America. He has more than 20 years of experience in management and engineering of silicon VLSI products including device and process R&D, manufacturing, and reliability. He has presented or published more than 70 technical papers in international scientific and technical journals and conferences and holds seven U.S. patents.

Lei-Yi Leu was born in Hsinchu, Taiwan, R.O.C., in 1961. He received the B.S. degree in electrophysics, in 1983, and the M.S. degree in electronics in 1985, both from National Chiao Tung University, Taiwan, R.O.C. In 1990, he received the Ph.D. degree in electrical engineering from University of Southern California.

From 1990 to 1995, he worked for Fairchild Research Center, National Semiconductor. During this period, he involved the development of process integration, device characterization, TCAD simulation and reliability/failure analysis of 0.8 μm and 0.5 μm Advanced BiCMOS (ABiC) technology. From 1995 to 1996, he worked for S3 Incorporation as a Foundry Account Manager in charge of yield enhancement and technology evaluation of different foundries with the capability of 0.6 μm, 0.5 μm and 0.35 μm technologies. Presently, he is working for Winbond Microelectronics Corp. as the Director of Logic Technology Division. He is heavily involved in the process development, device modeling and device reliability of advanced RF CMOS, BiCMOS, high voltage LDMOS, flat cell, standalone flash, and embedded flash technologies.

Kuang-Yi Chiu was born in Kaohsing, Taiwan, R.O.C. He received the B.S.E.E. degree from National Cheng Kung University, Taiwan, R.O.C., in 1966, the M.S.E.E. degree from National Chiao Tung University, Taiwan, R.O.C., in 1968, and the Ph.D. degree in materials science from University of Southern California, Los Angeles, in 1974.

He was at Northrop Research and Technology Center, Los Angeles, from 1973 to 1979 where he worked on radiation effects on MOS devices. He joined Hewlett Packard Company, Palo Alto, CA in 1979, as a Department Manager responsible for R&D and manufacturing of submicrometer CMOS VLSI circuits. He joined Winbond Electronics Corp. in 1995. From 1997 to 1998, he was the President of Worldwide Semiconductor Manufacturing Corp. He is presently the Executive Vice President of Winbond Electronics Corp. and the President of Winbond Electronics Corporation America. He has more than 20 years of experience in management and engineering of silicon VLSI products including device and process R&D, manufacturing, and reliability. He has presented or published more than 70 technical papers in international scientific and technical journals and conferences and holds seven U.S. patents.